

Monday, 2nd July

9h00-9h30	Opening ceremony	
9h30-9h50	ANSOFT	
9h50-10h10	MARVELL	
10h10-10h30	INTERSIL	
10h30-10h50	Coffee break	
10h50-11h10	NXP	
11h10-11h30	NATIONAL SEMICONDUCTOR	
11h30-11h50	INFINEON	
11h50-12h10	INTEL	
12h10-12h30	STMicroelectronics	
12h30-14h00	Lunch Buffet at ENSEIRB (Main street)	
14h00-14h40	Invited: C.ENZ - EPFL, Switzerland	
	Session Name: ADC I	Session Name: SOC I
	<i>Sharma Vivek</i>	<i>Figueiredo Monica</i>
14h50-15h10	Efficient pipelined ADCs using integer gain MDACs	Predicting Noise and Jitter in CMOS Inverters
	<i>Volpi Emilio</i>	<i>Rolland du Roscoat Laure</i>
15h10-15h30	A non linear ADC for sensor linearization	Substrate Injection Characterization in CMOS Mixed Signal Systems on Chip
	<i>Caldwell Trevor</i>	<i>L'Insalata Nicola Eugenio</i>
15h30-15h50	Time-Interleaved Incremental Data Converters with Low Oversampling Ratios	A Mesochronous Physical Link Architecture for Network-on-Chip Interconnects
	<i>Hosseini Kaveh</i>	<i>Sahnine Chawki</i>
15h50-16h10	Calculation of Sequence Lengths in MASH 1-1-1 Digital Delta Sigma Modulators with a Constant Input	Efficient Design Approach and Advanced Architectures for Universal OFDM Systems
	<i>Wu Rong</i>	<i>Nabi Syed Waqar</i>
16h10-16h30	A Fifth-order Continuous-Time Sigma-Delta Modulator with 62-dB Dynamic Range and 2MHz Bandwidth	A Dynamically Reconfigurable System-on-Chip for Implementing Wireless MACs
16h30-16h50	Coffee break	
	Session Name: LNA	Session Name: MEMS
	<i>Zito Domenico</i>	<i>Minoglou Kyriaki</i>
16h50-17h10	1-V 13-GHz Ultra Low Noise Amplifier for System-on-a-Chip Radiometer in CMOS 90 nm	High density Integrated Optoelectronic Circuits for High Speed Photonic Microsystems
	<i>Zito Domenico</i>	<i>ElBarkouky Mohamed</i>
17h10-17h30	UWB 3.1-10.6 GHz CMOS LNA	A low-power 6.3 GHz FBAR overtone-based oscillators in 90 nm CMOS technology
	<i>Wang Wen-Chieh</i>	<i>Bordas Chloe</i>
17h30-17h50	The 1-V 24-GHz Low-Voltage Low-Power Current-Mode Transmitter in 130-nm CMOS Technology	High quality medium power RF-MEMS based impedance tuner for smart microsystem integration
	<i>Cimino Mikael</i>	
17h50-18h10	A RF circuit design methodology dedicated to critical applications	
19h00	Welcome Reception Château Castellerrefort	

Tuesday, 3rd July

9h00-9h50	Invited: F.Svelto - Univ. Pavia, Italy	
10h00-10h20	Coffee break	
	Session Name: ADC II	Session Name: SOC II
	<i>Bonizzoni Edoardo</i>	<i>Fons Mariano</i>
10h20-10h40	Design of a Current Mode 6-bit 100 MS/s Flash A/D Converter with 0.75 pJ/conv-lev FoM	Embedded Security: New Trends in Personal Recognition Systems
	<i>Mariano Andre</i>	<i>DALMASSO Julien</i>
10h40-11h00	High-Speed Multi-Bit Continuous-Time Bandpass Delta-Sigma Modulator	Systems-on-Chip: Use of Test Data Compression Technique to Reduce Test Time
	<i>Sanchez-Renedo Manuel</i>	<i>Busonera Giovanni</i>
11h00-11h20	A Cascaded CT Sigma-Delta Modulator with NTF Zero and Simple Mismatch Tuning Method using Interstage Feedback	Optimizing the serialization factor in Networks-on-Chip: a case of study
	<i>Bonizzoni Edoardo</i>	<i>Boudabous Anis</i>
11h20-11h40	An Optimized Two Stages Low Power Sinc3 Filter for $\Sigma\Delta$ Modulators	HW/SW FPGA Implementation of Vector Median Filter
	<i>Stornelli Vincenzo</i>	
11h10-12h00	A fully-differential Symmetrical OTA-based rail-to-rail Switched Buffer	
12h00-14h00	Lunch La Passerelle	
14h00-14h40	Invited: W. Sansen - KUL, Belgium	
	Session Name: Sig Process	Session Name: Sensor ICs
	<i>Cobanoglu Ozgur</i>	<i>Egambaram Thoppay Prakash</i>
14h50-15h10	A Full Custom Front-End ASIC Prototype "CMAD" for COMPASS-RICH-1 Particle Detector System	An automatic pulse alignment method for slope controlled super-regenerative receiver systems
	<i>Panhofer Harald</i>	<i>Jawed Syed Arsalan</i>
15h10-15h30	A Current Measurement System for Automotive Application	A Low-Power High Dynamic-Range Sigma-Delta Modulator for a Capacitive Microphone Sensor
	<i>Dei Michele</i>	<i>Aita Andre</i>
15h30-15h50	A Micro Power Capacitive Sensor Readout Channel Based on the Chopper Modulation Technique	Low-Power and Accurate Operation of a CMOS Smart Temperature Sensor based on Bipolar Devices and Sigma-Delta A/D Converter
	<i>Schipani Monica</i>	<i>Caboni Alessandra</i>
15h50-16h10	A low power CMOS interface circuit for three-axis integrated accelerometers	A integrated CMOS circuit for DNA hybridization detection with digital output and temperature control
	<i>Rivet François</i>	<i>Lazzerini Giovanni Mattia</i>
16h10-16h30	A Software-Defined Radio based on Sampled Analog Signal Processing Dedicated to Digital Modulations	VHDL-AMS modeling of an integrated gas flow sensor readout channel with pressure compensation
16h30-16h50	Coffee break	
	Session Name: PA	Session Name: IMAGE:VIDEO PROCESS
	<i>Tajalli Amin</i>	<i>Ghio Alessandro</i>
16h50-17h10	A Power-Efficient LVDS Driver Circuit in 0.18- μ m CMOS Technology	A Support Vector Machine Based Pedestrian Recognition System on Resource-Limited Hardware Architectures
	<i>Wernehag Johan</i>	<i>Sousa Leonel</i>
17h10-17h30	Second Harmonic 60-GHz Power Amplifiers in 130-nm CMOS	An ASIP Approach For Adaptive Motion Estimation On AVC
	<i>Tapfuh Mouafo Joseph</i>	<i>Fons Francisco</i>
17h30-17h50	Low Level and High Linearity Amplifiers in integrated technologies for satellite receivers: Technical issues of Linearization techniques	Flexible Hardware for Fingerprint Image Processing
	<i>Luque Yohann</i>	
17h50-18h10	A 0.13 μ m CMOS Push-Pull Cascode Power Amplifier for W-CDMA Application	

Wednesday, 4th July

9h00-9h50	Invited: F. Maloberti - Univ. Pavia, Italy	
10h00-10h20	Coffee break	
	Session Name: Synhé/VCO	Session Name: SENSOR TECHNO
	<i>Zhipeng Ye</i>	<i>Durini Daniel</i>
10h20-10h40	Noise Reduction in Fractional-N Frequency Synthesizers with Multiphase VCO	Photodetector Structures for Standard CMOS Imaging Applications
	<i>Del Re Stefano</i>	<i>Kharrat Chady</i>
10h40-11h00	Low Voltage Integrated Astable Multivibrator Based on a Single CCII	Microbeam dynamic shaping by closed-loop electrostatic actuation using modal control
	<i>Tatinian William</i>	<i>Dahiya Ravinder S.</i>
11h00-11h20	RTW VCO with Switched-Capacitor Tuning for Satellite Communication Applications	Tactile Sensing Arrays for Humanoid Robots
	<i>Majek Cedric</i>	<i>Battini Francesco</i>
11h20-11h40	The Factorial Delay Locked Loop: a solution to fulfill multistandard RF synthesizer requirements	Experiencing with AMR sensor conditioning in automotive field
	<i>Zito Domenico</i>	
11h40-12h00	UWB 3.1-10.6 GHz CMOS Transmitter for System-on-a-chip Nano-Power Pulse Radars	
12h00-14h00	Lunch La Passerelle	
14h00	Start to St Emillion	
	SOCIAL EVENT	
20h00	Gala Diner	
23h30	Back to Bordeaux	

Thursday, 5th July

9h00-9h50	Invited: P. Chevalier - STMicroelectronics, France	
10h00-10h20	Coffee break	
	Session Name: Analog	Session Name: DIGITAL IC
	<i>Levi Timothée</i>	<i>Pasquale Corsonello</i>
10h20-10h40	Scaling Guidelines for CMOS Linear Analog Design	A New Noise-Tolerant Dynamic Logic Circuit Design
	<i>Layton Kent</i>	<i>Badel Stéphane</i>
10h40-11h00	Analog Circuit Design at and Below $V_t+2V_{ds,sat}$	Tri-State Buffer/Bus Driver Circuits in MOS Current-Mode Logic
	<i>Mathew Mary</i>	<i>Akgun Omer Can</i>
11h00-11h20	Linear Differential Voltage-Current Converter	Design of Completion Detection Circuits for Self-timed Systems Operating in Subthreshold Regime
	<i>Freitas Philippe</i>	<i>Vincent Maingot</i>
11h20-11h40	Analog Circuits Design Base on Independently Driven Double Gate MOSfet	On the Use of Error Correcting and Detecting Codes in Secured Circuits
	<i>De Marcellis Andrea</i>	<i>Joye Neil</i>
11h40-12h00	NIC-based Capacitance Multipliers for Low-Frequency Integrated Active Filter Applications	Fault-Tolerant Logic Gates Using Neuromorphic CMOS Circuits
	<i>Crombez Pieter</i>	<i>Stanisavljevic Milos</i>
12h00-12h20	A Linearity and Power Efficient Design Strategy for Architecture Optimization of gm-C Biquadratic Filters	Case Study of Fault-Tolerant Architectures for 90nm CMOS Cryptographic Cores
12h30-14h30	Lunch La Passerelle	
	Session Name: DSP	Session Name: CAD
	<i>Testoni Nicola</i>	<i>Muhammad Waseem</i>
14h30-14h50	Adaptive Wavelet-based signal dejittering	Separating Control and Data Processing in RT level Virtual IP Components
	<i>Collard Bovy Anne</i>	<i>Padovani Andrea</i>
14h50-15h10	A Ground Reflection Theory for UWB Transmission in the Case of CEPT Band Limited Spectrum	Statistical Methodologies for Integrated Circuits Design
	<i>Camino Pascal</i>	<i>Talay Selcuk</i>
15h10-15h30	A Decimation Filter for a Very Large Band Signal in Radioastronomy	Adaptive High Performance SModulator Designs
	<i>Mostardini Luca</i>	<i>Maehne Torsten</i>
15h30-15h50	Advanced Digital Signal Inspector for internal signals of pin-limited systems on package	Fostering the Reuse and Collaborative Development of Models in the AMS SoC Design Process
16h00-16h30	Closing Ceremony: Awards, Next year in Turkey	